I. INTRODUCTION
Caused by trauma to the spine disrupting the sensory-motor signal transmission between the brain and muscles, spinal cord injury (SCI) is a devastating neural injury that currently afflicts more than 1 million people in the United States with significant lifetime costs from ~$700K to >$3M for a 25-year old SCI patient [1] . Attempts to re-grow severed spinal cord fibers across the injury to restore the system to its pre-injury state have been extremely challenging. Stem cell therapy has shown significant promise, but clinical applications may still be many years away. The development of advanced neuroprosthetics for restoration of function after SCI, combining neurobiological tools with next-generation bioelectronics, thus represents one of the most rapidly growing and potentially influential directions for neuroscience and neuroengineering research [2] - [5] .
To date, electronic interfaces with the brain have been most successful in using artificially generated signals to mimic sensory inputs to the nervous system. New approaches are now being developed that use the brain's intrinsic signals as input commands for controlling external devices. For example, after SCI, it may be possible to use motor cortex command signals to directly manipulate a prosthetic limb [6] , or a cursor on a computer screen. Such approaches have recently been extended to a closed-loop paradigm for cortical control of the paralyzed limb itself in a human subject with SCI [7] .
Since the neural circuits above and below the injury level generally remain intact after SCI [8] , it might be possible to employ such closed-loop approaches for cortical control of intraspinal microstimulation (ISMS) as well to bridge the damaged corticospinal pathways, re-establish the lost communication channels between the cerebral cortex and the spinal cord, and facilitate functional recovery after SCI. This paper reports on the development and validation of a fully miniaturized brain-machine-spinal cord interface (BMSI) for cortical control of ISMS in a rat model of SCI.
II. STIMULUS TRIGGER-GENERATION STRATEGY
The left-hand side of Fig. 1 shows the conceptual illustration of the BMSI system operation in generating multichannel ISMS triggers from intracortical neural spike activity in realtime [9] . For simplicity, Fig. 1 shows a representative case involving two recording and four stimulating channels in a sequential triggering scenario, but the BMSI system can support up to eight recording and stimulating channels within two identical 4-channel modules along with a diverse array of ISMS triggering patterns described further in Section III.A.
A spike discriminator output signal, SDO, is activated on each recording channel upon successful discrimination of each intracortical neural spike from noise and other artifactual signals. Once a predetermined number of neural spikes, N, are discriminated on each recording channel within a pre-specified time bin duration, T Bin , a PASS signal is activated on each channel after a programmable time delay, T D , following the discrimination of the last spike. ISMS triggers, Trigger1~4, are then generated based upon any logic combination of the PASS signals. For example, Fig. 1 illustrates a representative case when sequential triggering is generated once trigger-generation criteria (e.g., discrimination of N = 3 neural spikes within T Bin ) are simultaneously satisfied on two recording channels (i.e., trigger generation is based upon the logic AND function of the corresponding PASS signals.)
The BMSI system operation also features an ability to blank (i.e., disregard) the input neural data on some or even all of the recording channels during T Blank (i.e., from discrimination of the last spike until the end of stimulus duration on all four channels; see Fig. 1 .) The rationale and implementation details of blanking for various ISMS triggering patterns are further explained in Section III.A. 
III. BMSI SYSTEM ARCHITECTURE
The right-hand side of Fig. 1 shows the BMSI system architecture, incorporating two identical 4-channel modules. Each module comprises a recording front-end, digital signal processing (DSP) unit, and stimulating back-end. The two modules also share a clock generator, biasing circuitry, and FSK TX that receives the raw and filtered neural data as well as the SDO and Trigger signals on each channel from an onchip data serializer and sends them out at ~433MHz for external monitoring. The recording front-end and stimulating back-end circuitry leverages our previous silicon-verified designs for interfacing with the cortex [10] and spinal cord [11] , respectively. For brevity, these blocks are not covered herein, but their measured performance characteristics are shown in Section IV. This section describes the operation of the DSP unit in further detail. Fig. 1 also depicts a simplified architecture of the DSP unit in each module. The core building blocks include a digital highpass filter (HPF), neural spike discriminator, and decisionmaking circuitry, whereas the auxiliary blocks include a control unit, data serializer, and stimulator controller. The control unit receives the 5b ADC timer information from the recording front-end and generates the requisite internal clock signals to manage the timing of operation for all other blocks of the DSP unit. The stimulator controller generates the requisite timing signals for the stimulating back-end to manage the anodic, cathodic, and passive discharge phases of the stimulus waveform. This block also controls other current pulse parameters such as duration as well as frequency and number within an ISMS train for the BMSI system.
A. DSP Unit
The left-hand side of Fig. 2 shows a more detailed architecture of the core building blocks in the DSP unit. The 1 st -order digital HPF with user-adjustable bandwidth of either 366Hz or 756Hz (with 1MHz system clock) removes any residual dc offsets or low-frequency noise/artifacts from the multiplexed input neural data prior to feeding the neural spike discriminator. The latter block employs thresholding and two user-adjustable time-amplitude windows (solid red boxes in Fig. 2 ) for real-time neural spike discrimination. If a spike waveform is accepted on any recording channel, the corresponding SDO signal is activated for the decision-making circuitry to generate the ISMS trigger signals.
Specifically, counter & delay units within the decision maker count a programmable number of discriminated neural spikes (N ≤ 15) within a user-adjustable time bin duration, T Bin ≤ ~0.5 second in steps of 56µs, and generate the PASS signal for each channel with a programmable delay, T D ≤ ~28.6ms in steps of 28µs, following the discrimination of the last spike.
For ISMS triggering in the individual mode, a channel combiner block generates each trigger signal, TriggerX, independently as a logic combination of the PASS signals using a unique 16b combination code for each stimulus channel. For ISMS triggering in the sequential mode, the four output trigger signals are obtained from a pattern generator block and can be nominally generated with a programmable constant inter-channel stimulus delay, T D_Stim ≤ ~1 second in steps of 56µs. The pattern generator also supports a paired sequential triggering case in which simultaneous triggering occurs on the first two stimulus channels (Trigger1,2) followed by simultaneous triggering on the next two channels (Trigger3,4) after a delay of 3 × T D_Stim . Simultaneous, 4-channel triggering is also supported by setting T D_Stim to zero.
As stated previously, the BMSI system features blanking to disregard the input neural data on some or even all of the recording channels for specific periods of time. These blanking schemes, which are implemented by a blanking control unit within the decision-making circuitry, ensure that stimulus artifacts, if present in the BMSI system, will not lead to false-triggering. Moreover, they provide a mechanism to prevent unwanted ISMS triggering during a period of stimulation, and to keep track of the trigger-generating spikes in any post hoc analysis of spike-stimulus pairs.
Once spike-discrimination criteria are satisfied on any recording channel, an activity-dependent blanking signal, ADB, is activated on that same channel (see Fig. 1 ) that blanks its input data by resetting the timer information of the recording channel in the neural spike discriminator. For ISMS triggering in the individual mode, since only a subset of the recording channels might actually be involved in stimulus trigger generation, a stimulus-dependent blanking signal, SDB, is then generated to prolong the blanking duration only on the recording channels involved in trigger generation. Similar to ADB signals, the SDB signals achieve blanking by resetting the timer information of the corresponding recording channels in the neural spike discriminator (see Fig. 2.) For ISMS triggering in the sequential mode, all stimulating channels are engaged, leading to maximum overall stimulus duration of several seconds per trigger. Hence, a blanking scheme is devised to disregard the input neural data on all recording channels until the end of stimulus duration. This is performed via a sequential blanking output signal, SEQ_BLK, which operates a 2:1 multiplexer at the front-end of the neural spike discriminator, as shown in Fig. 2 . When SEQ_BLK is active throughout the duration of sequential stimulation, the input of the neural spike discriminator is held at a constant level to disregard the multiplexed/digitized input neural data.
IV. EXPERIMENTAL RESULTS
A prototype chip was fabricated in AMS 0.35µm 2P/4M CMOS, measuring ~3.46mm × 3.46mm including the bonding pads. Fig. 2 also shows a microphotograph of the fabricated chip. This section presents representative results from electrical benchtop characterization and neurobiological experiments in an anesthetized laboratory rat with SCI.
A. Benchtop Measurements
The top plots in Fig. 3 show the measured frequency response and input noise voltage spectrum of the analog recording front-end for three different bandwidth settings and with the mid-band ac gain set to 60dB. With the maximum recording bandwidth of ~ 1.1Hz -12.2kHz, the input noise voltage measured in 0.5Hz -50kHz was ~ 3.15µV rms for a noise efficiency factor (NEF) of 2.69. The bottom left plot depicts the measured stimulus output current in both the anodic and cathodic phases versus the output voltage for four different DAC input codes. The output voltage could reach at least 4.7V and 135mV when sourcing and sinking maximum currents of approximately 100µA (anodic) and 33µA (cathodic), respectively, from 5V. The bottom right plot depicts the DAC DNL values that were measured to be < ±0.56 LSB (anodic) and ±0.54 LSB (cathodic).
B. Neurobiological Experiments
Neurobiological experiments were performed using acutely implanted microelectrode arrays in the cerebral cortex and spinal cord of an anesthetized laboratory rat in accordance with guidelines approved by the Institutional Animal Care and Use Committee (IACUC) at the University of Kansas Medical Center. The rat had received a contusion injury to the thoracic spinal cord at level T8 several weeks prior to the experimental sessions. In one representative case, the BMSI system was programmed to generate multiple triggers for sequential ISMS after online processing of multichannel input neural data. The criteria for trigger generation were based upon discriminating two neural spikes (N = 2) within a time bin duration, T Bin , of < 0.5 second, simultaneously on recording channels 1 and 4 (i.e., trigger generation was based upon logic AND function of PASS1 and PASS4 signals.) Fig. 4a-c show the measurement results for a 1-second window of neural activity on recording channels 1 and 4 in which four sequential triggers were generated when triggergeneration criteria were simultaneously satisfied on both recording channels (shortly after t = 0.2 second). Fig. 4d-e show an expanded view of the discriminated neural spikes (in dark grey) that crossed the positive threshold level and subsequently passed through the two user-set time-amplitude windows. The signal waveforms in light grey were rejected by the BMSI system for ISMS triggering purposes, as they did not satisfy all discrimination criteria. Finally, Fig. 4f -h depict the fine-wire EMG signals recorded from 3 hindlimb muscles of the SCI rat evoked by closed-loop cortically-controlled ISMS that was delivered to the lumbar spinal cord below the injury level (T8). The BMSI system was programmed to deliver a single monophasic current pulse (15µA, 200µs) followed by passive discharge per ISMS trigger. Once trigger-generation criteria were met, the BMSI system successfully employed blanking based on the SEQ_BLK signal to prevent unwanted triggering during the period of sequential stimulation (note that the SDO and PASS signals were no longer active.)
V. CONCLUSION
Spinal cord injury (SCI) is a debilitating neural injury that currently afflicts > 1 million patients in the Unites States, causing significant financial and emotional burden. A unique combination of neurobiological tools with next-generation implantable device technology might offer a promising solution to facilitate motor recovery from SCI. This paper reported on the design and development of an integrated brainmachine-spinal cord interface (BMSI) for closed-loop cortical control of intraspinal microstimulation (ISMS). The BMSI system was validated experimentally in a rat model of SCI by converting in real-time multichannel neural spikes recorded from the cerebral cortex into electrical stimuli delivered to the lumbar spinal cord below the level of the injury, thereby reestablishing the lost corticospinal communication channels and resulting in distinct patterns of muscle activation.
